DDR4 SDRAM VLP MiniUDIMM MTA9ADF1G72AKIZ – 8GB
memory bank groups. DDR4 SDRAM modules utilizing 4- and 8-bit-wide DDR4 SDRAM
devices have four internal bank groups consisting of four memory banks each, providing
a total of 16 banks. 16-bit-wide DDR4 SDRAM devices have two internal bank
groups consisting of four memory banks each, providing a total of eight banks. DDR4
SDRAM modules benefit from DDR4 SDRAM's use of an 8n-prefetch architecture with
an interface designed to transfer two data words per clock cycle at the I/O pins. A single
READ or WRITE operation for the DDR4 SDRAM effectively consists of a single 8n-bitwide,
four-clock data transfer at the internal DRAM core and eight corresponding n-bitwide,
one-half-clock-cycle data transfers at the I/O pins.
DDR4 modules use two sets of differential signals: DQS_t and DQS_c to capture data
and CK_t and CK_c to capture commands, addresses, and control signals. Differential
clocks and data strobes ensure exceptional noise immunity for these signals and provide
precise crossing points to capture input signals.
MTA9ADF1G72AKIZ-2G6__ 、 MTA9ADF1G72AKIZ 、 MTA9ADF1G72AKIZ-2G6 、 MTA9ADF1G72AKIZ-2G6B1 |
|
|
|
Datasheet |
|
halogen-free |
|
Please see the document for details |
|
Industrial |
|
|
|
|
|
English Chinese Chinese and English Japanese |
|
1/17 |
|
Rev. B |
|
|
|
671 KB |
- +1 Like
- Add to Favorites
Recommend
All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.