74LVC1G06 Inverter with open-drain output
●The 74LVC1G06 provides the inverting buffer.
●Input can be driven from either 3.3 V or 5 V devices. These features allow the use of these devices in a mixed 3.3 V and 5 V environment.
●Schmitt-trigger action at all inputs makes the circuit tolerant for slower input rise and fall time.
●This device is fully specified for partial power-down applications using I-OFF. The I-OFF circuitry disables the output, preventing a damaging backflow current through the device when it is powered down.
●The output of the device is an open drain and can be connected to other open-drain outputs to implement active-LOW wired-OR or active-HIGH wired-AND functions.
●Features and benefits:
■Wide supply voltage range from 1.65 V to 5.5 V
■High noise immunity
■Complies with JEDEC standard:
▲JESD8-7 (1.65 V to 1.95 V)
▲JESD8-5 (2.3 V to 2.7 V)
▲JESD8B/JESD36 (2.7 V to 3.6 V)
■±24 mA output drive (V-CC = 3.0 V)
■CMOS low power consumption
■Latch-up performance exceeds 250 mA
■Direct interface with TTL levels
■Inputs accept voltages up to 5 V
■Multiple package options
■ESD protection:
▲HBM JESD22-A114F exceeds 2000 V
▲MM JESD22-A115-A exceeds 200 V
■Specified from -40 °C to +125 °C
74LVC1G06 、 74LVC1G06GW 、 74LVC1G06GV 、 74LVC1G06GM 、 74LVC1G06GF 、 74LVC1G06GN 、 74LVC1G06GS 、 74LVC1G06GX |
|
|
|
Datasheet |
|
|
|
Please see the document for details |
|
|
|
|
|
SOT353-1;SOT753;SOT886;SOT891;SOT1115;SOT1202;SOT1226 |
|
English Chinese Chinese and English Japanese |
|
22 May 2018 |
|
Rev. 12 |
|
74LVC1G06 |
|
628 KB |
- +1 Like
- Add to Favorites
Recommend
All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.