ECP5 and ECP5-5G Hardware Checklist
Technical Note
FPGA-TN-02038 Version 1.4
August 2017
ECP5 and ECP5-5G Hardware Checklist
Technical Note
© 2014-2017 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are
trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
2 FPGA-TN-02038-1.4
Contents
Acronyms in This Document .......................................................................................................................................... 3
1. Introduction .......................................................................................................................................................... 4
2. Power Supplies ...................................................................................................................................................... 5
2.1. ECP5 and ECP5-5G SERDES/PCS Power Supplies ............................................................................................ 5
2.2. Power Estimation ......................................................................................................................................... 6
3. Configuration Considerations ................................................................................................................................. 7
4. I/O Pin Assignments ............................................................................................................................................... 8
5. Clock Inputs ........................................................................................................................................................... 8
6. Pinout Considerations ............................................................................................................................................ 8
7. LVDS Pin Assignments ............................................................................................................................................ 8
8. HSUL and SSTL Pin Assignments ............................................................................................................................. 9
9. SERDES Pin Considerations..................................................................................................................................... 9
10. LFE5U to LFE5UM/LFE5UM5G and LFE5UM to LFE5UM5G Migration ................................................................ 10
Technical Support Assistance ....................................................................................................................................... 12
Revision History .......................................................................................................................................................... 13
Tables
Table 2.1. ECP5 and ECP5-5G FPGA Power Supplies ........................................................................................................ 5
Table 3.1. JTAG Pin Recommendations ........................................................................................................................... 7
Table 3.2. Pull-up/Pull-down Recommendations for Configuration Pins .......................................................................... 7
Table 3.3. Configuration Pins Needed per Programming Mode ....................................................................................... 7
Table 10.1. Hardware Checklist .................................................................................................................................... 10