S
olde
ri
Jonathan
D
USCi_AN0
0
1 Sco
This docu
m
devices, i
recomme
n
2 Uni
t
UnitedSiC
drawingo
f
Figure1Cr
o
In the cas
e
with eith
e
mounted
o
bondedc
o
All Gener
a
UnitedSiC
integritya
t
connectio
n
significant
l
junction‐c
a
temperat
u
AllUnited
S
highmelti
n
3 Ref
l
The majo
r
placemen
t
solderingi
reflowsol
d
timedura
t
i
ngand
R
D
odge,P.E.
0
15–Februar
pe
m
ent provides
ncluding (bu
t
n
dationsforpr
t
edSiCTH
T
THTdevicesa
r
f
aTO‐247bel
o
o
sssectionofT
O
e
of SiC JFET
a
e
r high‐tempe
r
o
naceramic
s
o
pper,withth
e
a
tion 3 (part
diodes excep
t
t
temperatur
e
n
s during PCB
l
y reduced th
e
a
sethermalr
e
u
resolderthat
S
iCproductsa
n
gtemperatu
r
l
owSolde
r
r
process ste
p
t
of compone
n
stypicallyuse
d
d
eringprovidi
n
t
ionattemper
a
R
ework
of
y
2018
recommenda
t
not limited
oductionasse
m
T
Constru
c
r
econstructe
d
o
winFigure1.
O
‐247(bondwi
r
a
nd SiC juncti
o
r
ature solder
s
ubstrate.Th
e
e
top‐sidecop
p
number begi
n
t
some rated
a
e
sofseveralh
u
assembly or
e
rmal resistan
sistancelisted
meltsat380°
reRoHScomp
r
esolderisall
o
r
ing
p
s in reflow s
o
n
ts onto the
s
d
forsurface‐
m
n
gthemaxim
u
a
turesabove
2
of
U
nited
S
Unite
t
ions forsold
e
to) TO‐247
m
blysolderin
g
c
tion
d
ona100%
m
TheTO‐220
a
r
esexcludedan
d
o
n‐barrier Sch
o
or silver sint
e
e
ceramicsub
s
p
erforminga
p
n
s with UJ3
o
a
t 50 A or hi
g
u
ndreddegre
e
rework proce
s
ce between t
h
indatasheet
s
C.
liant,eventh
o
o
wedbytheR
o
o
ldering inclu
d
s
older paste,
p
m
ounttechnol
u
mtemperatu
r
2
50°Cto10se
S
i
C T
H
T
D
Solder
d
SiliconCarbid
e
e
ring and rew
o
with three
g
aswellasre
w
m
attetinplate
d
a
ndotherTHT
d
someproport
o
ttkydiode, t
h
e
ring.The lo
s
trateis often
p
rintedcircuit
p
o
r UF3) and
n
g
her are silver
e
s���C,andther
e
s
ses.A furth
e
h
e chip and t
h
s
.Allcascode
s
o
ughthoseth
a
o
HSinitiative.
d
e application
p
reheating, s
o
ogy(SMT)de
v
r
ereachedisl
condsorless.
D
evices
ringandRewo
e
o
rk of United
S
or four lea
d
w
ork.
d
copperlead‐
f
deviceconstr
u
ionsexaggerat
e
h
e chips are a
t
w‐voltage M
O
referred to a
s
p
attern.
n
ewer JFETs a
sintered.Sil
v
e
forethereis
e
r advantage
o
h
e copper lea
d
s
priorGenera
t
a
tusesolderi
n
of solder pa
s
o
lder melting,
v
ices,UnitedSi
C
essthan300
°
Ap
USCi_AN
0
S
rkofUnitedSiC
S
iC through‐h
o
d
s, and TO‐
2
frame,assho
w
u
ctionaresimi
e
dforclarity)
t
tached direct
O
SFET used in
s
DBC, which
s
nd cascodes
v
er sintered c
o
noconcern o
f
o
f silver sinte
r
d‐frame, whic
t
ion3usehig
h
n
steadofsint
e
s
te to pads o
and cooldow
C
THTdevices
°
C. Itisreco
m
p
plication
N
0
015–Februar
y
S
olderingand
r
CTHTDevices
o
ld technolog
y
2
20. Include
w
ninacross‐
s
lar.
ly to the lead
‐
cascode dev
s
tandsfor the
use silver sin
t
o
nnections m
a
f
re‐meltingsi
n
r
ing versus so
h results in a
h
‐leadcontent
e
ring.Useofl
n the circuit
n. Although
arecompatibl
m
mendedtoli
m
N
ote
y
2018
r
ework
1
y
(THT)
d are
s
ection
‐
frame
ices is
direct
t
ering.
a
intain
n
tered
lder is
lower
,high‐
eadin
board,
reflow
ewith
m
itthe
S
oldering
a
2
4 Wa
v
Themajor
on the b
o
cooldown.
Figure2Ty
p
AllUnited
S
the solde
r
temperat
u
235or 26
0
10second
s
Bondwire
extremet
e
exposedt
o
5 Ma
n
Solderiro
n
PCB pad,
a
solderiro
n
is more i
m
circuitbo
a
Thisrequi
r
toquickly
theironti
p
Therefore,
maximum
devices.
Uset
h
holet
very
c
perfo
r
durin
g
a
ndrewor
k
v
eSolderi
n
processsteps
o
ard, preheat,
Theprocess
m
p
icaldual‐wave
S
iCTHT devic
e
r
is less than
u
resabove25
0
0
°Cfortin‐le
a
s
. Theprehea
t
s
arenotsho
w
e
mperaturec
y
o
themoltens
o
n
ualSold
e
n
tip tempera
t
a
nd to melt t
h
n
tiptemperat
u
m
portant than
a
rdand thed
e
r
estheironti
p
m
akethesold
e
p
temperatur
e
the maximu
m
solder iron ti
p
h
ermalrelief
p
o
copperpou
r
c
ommon for T
r
mancemakes
g
thesolderpr
o
Solder
i
n
g
inwavesolde
passing the
c
m
ayalsoinclu
d
solderprofile
e
sare compat
i
300 °C.It is
0
°Cto10seco
n
a
dorlead‐free
t
temperature
w
ninFigure1,
cling.ATHT
d
o
lder,prefera
b
e
randRe
w
t
urescommon
h
e solder so t
h
u
retomakea
minimizing ir
o
vicelead, esp
e
p
temperature
e
rconnection.
e
,unlesstheir
o
m
lead tempe
r
p
temperatur
e
p
atternson cir
r
andinternal
p
H
T power de
v
circuitboard
o
cess,forcing
f
i
ngandRewo
r
Unite
ringincludefi
x
c
ircuit board
a
d
eapplication
i
blewith wav
e
recommend
e
n
dsorless.In
solderrespe
c
T
preheat
istypic
butwirebon
d
d
eviceshould
n
b
lyafterprehe
w
ork
lyfarexceed
3
h
at it flows a
n
goodsolderj
o
o
n tip temper
a
e
ciallyifaJFE
T
tofarexceed
Thelead‐fra
m
o
ntipislefti
n
r
ature for sold
e
.The followi
c
uitboardpa
d
p
laneareas.
S
v
ices.Elimina
t
assemblyimp
f
arexcessives
r
kofUnitedSiC
d
SiliconCarbid
e
x
ingtheTHTc
o
a
ssembly acr
o
offluxbefore
e
soldering pr
o
e
d to limit th
e
therecomme
n
c
tively,andth
e
ally100to13
0
d
connectioni
n
otbeimmers
ating.
3
00°C, which
n
d adheres to
o
intisrecomm
a
ture.Substa
T
/cascodedra
themeltingt
e
m
etemperatu
r
n
directcontac
t
ering in Unite
ng practices
g
d
s,whichare
“
S
eeFigure3fo
t
ing thermal r
racticalandu
n
oldertime.
C
THTDevices
e
o
mponentsto
o
ss one or m
o
thesoldering
o
cessesprovi
d
e
time durati
o
n
deddual‐wa
v
e
maximumd
u
0
°C.
i
ntegrityisan
ed��intomolte
n
isnecessaryt
o
make a good
m
ended.Howe
a
ntial heat is
d
inleadordio
d
e
mperatureo
f
r
enearasemi
c
twiththede
v
e
dSiC datashe
e
g
enerally ensu
“
spokes”that
ranexample.
elief patterns
n
reliablebeca
USCi_AN0
0
thecircuitbo
o
re waves of
process,and
w
d
ingthe maxi
m
o
n of leads e
x
v
esolderprofi
u
rationatbot
h
importantfac
t
n
solder.Onl
y
o
preheatthe
solder joint.
e
ver,minimizi
n
d
rawn away f
r
d
ecathodele
a
f
thesolderb
e
c
onductorchi
p
v
iceleadfora
n
e
ts is not to b
e
re safe solde
r
connectfrom
Connections
in an effort t
usetoomuch
www.uniteds
i
0
15–Februar
y
ardand/orhe
a
molten solde
w
ashingafter
w
m
umtempera
t
x
posed to sol
leofFigure2,
T
h
peakscomb
i
t
orrelatingto
y
theleadssho
devicelead a
n
Using the mi
n
n
gthesolderin
r
om the joint
b
a
disbeingsol
d
e
ingapplied in
p
���ismuchlow
e
n
excessivedu
r
e
interpreted
r
and rework
o
theplated th
r
topowerpla
n
o improve el
e
heatisdraw
n
i
c.com
y
2018
a
tsink
r, and
w
ard.
t
ureof
der at
T
peak
is
i
nedis
rapid,
uldbe
n
dthe
n
imum
gtime
b
y the
d
ered.
order
e
rthan
r
ation.
as the
o
f THT
r
ough‐
n
esare
e
ctrical
n
away