2022/02/02 07:32 1/1 W7500
Table of Contents
W7500 1 .................................................................................................................................................................
Features 1 ........................................................................................................................................................
Block Diagram 2 ...............................................................................................................................................
Pin Assignment 2 ..............................................................................................................................................
Material 6 ...........................................................................................................................................................
2022/02/02 07:32 1/7 W7500
W7500
The IOP4IoT W7500 chip is the one-chip solution which integrates an ARM Cortex-M0, 128KB Flash and
hardwired TCP/IP core for various embedded application platform especially internet of things. The TCP/IP core is
a market-proven hardwired TCP/IP stack with an integrated Ethernet MAC. The Hardwired TCP/IP stack supports
the TCP, UDP, IPv4, ICMP, ARP, IGMP and PPPoE which has been used in various applications for years. W7500
suits best for users who need Internet connectivity for application.
Features
ARM Cortex-M0
48MHz maximum frequency
Hardwired TCP/IP Core
8 Sockets
SRAM for socket: 32 KB
MII (Medium-Independent Interface)
Memories
Flash: 128 KB
Large flexible-size SRAM buffer for various User Application
Min 16KB available if full 32KB socket buffer used
Max 48KB available if no socket buffer used
ROM for boot code: 6 KB
Clock, reset and supply management
POR (Power-On Reset)
Internal Voltage Regulator : 3.3V to 1.5V
8-to-24MHz external crystal oscillator
Internal 8MHz RC Oscillator
PLL for CPU clock
32 kHz oscillator for RTC
ADC : 12bit, 8ch, 1Msps
DMA
6-channel DMA controller
Peripheral supported: UARTs, SPIs
GPIO
53 I/Os (16 IO x 3ea, 5 IO x 1ea)
Debug mode
Serial Wire Debug (SWD)
Timer/PWM
1 Watchdog (32-bit down-counter)
4 Timers (32-bit or 16-bit down-counter)
8 PWMs (32-bit counter/timers with programmable 6-bit prescaler)
1 RTC (calendar, alarm)
Communication Interfaces
3 UART (2 UARTs with FIFO and Flow Control, 1 simple UART)