Layerscape® 1021A Dual-Core
Processor with LCD Controller
LS1021A
Last Updated: Apr 9, 2022
The LS1 family, which includes the LS1021A communications processor, is built on Layerscape
architecture, the industry's first software-aware, core-agnostic networking architecture to offer
unprecedented efficiency and scale.
A member of the value-performance tier, the LS1021A processor provides extensive integration
and power efficiency for fanless, small form factor enterprise networking applications.
Incorporating dual Arm
®
Cortex
®
-A7 cores running up to 1.2 GHz, the LS1021A processor is
engineered to deliver CoreMark
®
performance of over 7,000, as well as virtualization support,
advanced security features and the broadest array of high-speed interconnects and optimized
peripheral features ever offered in a sub-3 W processor.
The LS1021A processor features an integrated LCD controller, CAN controller for implementing
industrial protocols, DDR3L/4 running up to 1600 MHz, integrated security engine and QUICC
Engine
®
and ECC protection on both L1 and L2 caches. The LS1021A processor is pin- and
software-compatible with the LS1020A and LS1022A processors.
Layerscape processors are part of NXP's EdgeVerse™ edge computing platform.
LS1021A Processor Block Diagram Block Diagram
View additional information for Layerscape® 1021A Dual-Core Processor with LCD Controller.
Note: The information on this document is subject to change without notice.
www.nxp.com
NXP and the NXP logo are trademarks of NXP B.V. All other product or service names are the property of their respective owners. The related technology may be
protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved. © 2022 NXP B.V.