8-Channel DAS with 16-Bit, 800 kSPS
Bipolar Input, Simultaneous Sampling ADC
Data Sheet
AD7606B
Rev. 0 Document Feedback
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 ©2019 Analog Devices, Inc. All rights reserved.
Technical Support www.analog.com
FEATURES
16-bit ADC with 800 kSPS on all channels
Input buffer with 5 MΩ analog input impedance
Pin to pin compatible with the AD7606
−40°C to +125°C operating temperature range
Single 5 V analog supply and 1.71 V to 3.6 V V
DRIVE
supply
±21 V input clamp protection with 8 kV ESD
Extra modes available in software mode
Per channel selectable analog input ranges
Single-ended, bipolar: ±10 V, ±5 V, and ±2.5 V
Per channel system phase, offset, and gain calibration
Analog input open circuit detection feature
<20 LSB open circuit code error (R
PD
= 10 kΩ)
Self diagnostics and monitoring features
CRC error checking on read/write data and registers
APPLICATIONS
Power line monitoring
Protective relays
Multiphase motor control
Instrumentation and control systems
Data acquisition systems
FUNCTIONAL BLOCK DIAGRAM
V8
5MΩ
CLAMP
V8GND
5MΩ
CLAMP
PGA
LPF
SAR
V7
5MΩ
CLAMP
V7GND
5MΩ
CLAMP
PGA
LPF
SAR
V6
5MΩ
CLAMP
V6GND
5MΩ
CLAMP
PGA
LPF
SAR
V5
5MΩ
CLAMP
V5GND
5MΩ
CLAMP
PGA
LPF
SAR
V4
5MΩ
CLAMP
V4GND
5MΩ
CLAMP
PGA
LPF
SAR
V3
5MΩ
CLAMP
V3GND
5MΩ
CLAMP
PGA
LPF
SAR
V2
5MΩ
CLAMP
V2GND
5MΩ
CLAMP
PGA
LPF
SAR
CLK OSC
CONTROL
INPUTS
V1
5MΩ
CLAMP
V1GND
5MΩ
CLAMP
PGA
LPF
SAR
PROGRAMMABLE
DIGITAL FILTER
SW /HW M ODE
CONTROL
ADC, PGA, AND
CHANNEL
CONTROL
AND
CONFIGURATION
PARALLEL/
SERIAL
INTERFACE
SERIAL
SDI
BUSY
FRSTDATA
SCLK
CS
RD
DB0 TO DB15
D
OUT
A TO D
OUT
D
WR
CONVST
RESET
RANGE
OS0 TO OS2
SYSTEM GAIN,
OFFSETAND
PHASE
CALIBRATION
DIAGNOSTICS
AND
ANALOG INPUT
OPEN DETECT
CONFIGURATION
2.5V
REF
REFGND
PARALLEL
PAR/SER SEL
REF SELECT
REFCAPA
REFCAPB
AV
CC
REGCAP
ALDO
AV
CC
REGCAP
DLDO
V
DRIVE
AGND
REFIN/REFOUT
AD7606B
15137-001
Figure 1.
AD7606B Data Sheet
Rev. 0 | Page 2 of 69
TABLE OF CONTENTS
Features .............................................................................................. 1
Applications ....................................................................................... 1
Functional Block Diagram .............................................................. 1
Revision History ............................................................................... 2
General Description ......................................................................... 3
Specifications ..................................................................................... 4
Timing Specifications .................................................................. 6
Absolute Maximum Ratings .......................................................... 10
Thermal Resistance .................................................................... 10
ESD Caution ................................................................................ 10
Pin Configuration and Function Descriptions ........................... 11
Typical Performance Characteristics ........................................... 14
Terminology .................................................................................... 20
Theory of Operation ...................................................................... 22
Analog Front End ....................................................................... 22
SAR ADC ..................................................................................... 23
Reference ..................................................................................... 23
Operation Modes ........................................................................ 24
Digital Filter .................................................................................... 27
Padding Oversampling .............................................................. 28
External Oversampling Clock ................................................... 28
System Calibration Features .......................................................... 29
System Phase Calibration .......................................................... 29
System Gain Calibration............................................................ 29
System Offset Calibration ......................................................... 29
Analog Input Open Circuit Detection .................................... 30
Digital Interface .............................................................................. 32
Hardware Mode .......................................................................... 32
Software Mode ............................................................................ 32
Parallel Interface ......................................................................... 33
Serial Interface ............................................................................ 35
Diagnostics ...................................................................................... 39
Reset Detection ........................................................................... 39
Overvoltage and Undervoltage Events .................................... 39
Digital Error ................................................................................ 39
Diagnostics Multiplexer ............................................................ 42
Typical Connection Diagram ....................................................... 44
Applications Information .............................................................. 46
Layout Guidelines....................................................................... 46
Register Summary .......................................................................... 48
Register Details ............................................................................... 50
Outline Dimensions ....................................................................... 69
Ordering Guide .......................................................................... 69
REVISION HISTORY
6/2019—Revision 0: Initial Version