8-Channel DAS with 16-Bit, 800 kSPS
Bipolar Input, Simultaneous Sampling ADC
Data Sheet
AD7606B
Rev. A Document Feedback
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 ©20192021 Analog Devices, Inc. All rights reserved.
Technical Support www.analog.com
FEATURES
16-bit ADC with 800 kSPS on all channels
Input buffer with 5 MΩ analog input impedance
Pin to pin compatible with the AD7606
1 ppm/°C typical positive and negative full-scale error drift
−40°C to +125°C operating temperature range
Single 5 V analog supply and 1.71 V to 3.6 V V
DRIVE
supply
±21 V input clamp protection with 8 kV ESD
Extra modes available in software mode
Per channel selectable analog input ranges
Single-ended, bipolar: ±10 V, ±5 V, and ±2.5 V
Per channel system phase, offset, and gain calibration
Analog input open circuit detection feature
≤22 LSB (typical) open circuit code error (R
PD
= 10 kΩ)
Self diagnostics and monitoring features
CRC error checking on read/write data and registers
APPLICATIONS
Power line monitoring
Protective relays
Multiphase motor control
Instrumentation and control systems
Data acquisition systems
COMPANION PRODUCTS
Voltage References: ADR4525, LT6657, LTC6655
Digital Isolators: ADuM142E, ADuM6422A, ADuM5020,
ADuM5028
AD7606x Family Software Model
Additional companion products on the AD7606B product page
FUNCTIONAL BLOCK DIAGRAM
5MΩ
CLAMP
5MΩ
CLAMP
PGA
LPF
SAR
CLK OSC
CONTROL
INPUTS
V1
5MΩ
CLAMP
V1GND
V8
V8GND
5MΩ
CLAMP
PGA
LPF
SAR
PROGRAMMABLE
DIGITAL FILTER
ADC, PGA, AND
CHANNEL
CONFIGURATION
PARALLEL/
SERIAL
INT
ERFACE
SERIAL
SDI
2
BUSY
FRSTDATA
SCLK
3
CS
RD
3
DB0 TO DB15
1
D
OUT
A TO D
OUT
D
1
WR
CONVST
100nF
1µF
100nF
1µF
RESET
RANGE
OS0 TO OS2
GAIN, OFFSET
AND PHASE
CALIBRATION
DIA
GNOSTICS
AND SENSOR
DISCONNECT
PARALL
EL
P
AR/SER SEL
OPTIONAL
RC FILTER
AV
C
C
REG
CAP
ALDO
AV
CC
REGCA
P
5V
DLDO
V
DRIV
E
AGND
AD7606B
100n
F
5V 1.71
V TO 3.6V
+2.5V
V
OUT
AV
CC
V
IN
GND
OPTIONAL EXTERNAL
R
EFER
ENCE
ADR4525
0.1µF
F
2.5V
REF
REF SELECT
R
EFGND
REFCAPA
REFCAPB
INTERNAL
REFERENCE
R
EFIN/REFOUT
+
+
10µF
100nF
26071-001
1
D
OUT
A
TO D
OUT
D ARE SINGLE FUNCTIONS OF MULTIFUNCTION PINS, DB7/D
OUT
A TO DB10/D
OUT
D.
2
SDI IS A SINGLE FUNCTION OF THE DB11/ SDI MULTIFUNCTION PIN.
3
RD
AND SCLK ARE SINGL E FUNCTIO NS OF THE RD/SCL K M ULTIFUNCTION PIN.
Figure 1.
AD7606B Data Sheet
Rev. A | Page 2 of 72
TABLE OF CONTENTS
Features .............................................................................................. 1
Applications ....................................................................................... 1
Companion Products ....................................................................... 1
Functional Block Diagram .............................................................. 1
Revision History ............................................................................... 3
General Description ......................................................................... 4
Specifications ..................................................................................... 5
Timing Specifications .................................................................. 8
Absolute Maximum Ratings .......................................................... 12
Thermal Resistance .................................................................... 12
Electrostatic Discharge (ESD) Ratings .................................... 12
ESD Caution ................................................................................ 12
Pin Configuration and Function Descriptions ........................... 13
Typical Performance Characteristics ........................................... 16
Terminology .................................................................................... 22
Theory of Operation ...................................................................... 24
Analog Front End ....................................................................... 24
SAR ADC ..................................................................................... 25
Reference ..................................................................................... 26
Operation Modes ........................................................................ 26
Digital Filter .................................................................................... 29
Padding Oversampling .............................................................. 30
External Oversampling Clock ................................................... 30
System Calibration Features .......................................................... 31
System Phase Calibration .......................................................... 31
System Gain Calibration............................................................ 31
System Offset Calibration ......................................................... 32
Analog Input Open Circuit Detection .................................... 32
Digital Interface .............................................................................. 34
Hardware Mode .......................................................................... 34
Software Mode ............................................................................ 34
Parallel Interface ......................................................................... 34
Serial Interface ............................................................................ 37
Diagnostics ...................................................................................... 41
Reset Detection ........................................................................... 41
Overvoltage and Undervoltage Events .................................... 41
Digital Error ................................................................................ 41
Diagnostics Multiplexer ............................................................ 44
Typical Connection Diagram ....................................................... 46
Applications Information .............................................................. 48
Layout Guidelines....................................................................... 49
Register Summary .......................................................................... 51
Register Details ............................................................................... 53
Outline Dimensions ....................................................................... 72
Ordering Guide .......................................................................... 72