www.latticesemi.com 1 an6077_1.1
October 2014 Application Note AN6077
© 2014 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand
or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
Introduction
The Power/Platform Management Device TrimCell DAC outputs are designed to interface with DC power supply cir-
cuits in order to fine-tune their output voltages. In most cases, this adjustment is made by gently influencing the
feedback node of the DC power supply control circuit. This application note addresses typical concerns regarding
DC power supply stability when connected to a Power/Platform Management Device TrimCell DAC output. Some
typical concerns that arise when adding circuitry to the feedback node include the following: control-loop stability,
output noise or ripple, and the settling time. This application note shows that the control-loop stability is not affected
by the addition of the Power/Platform Management device trim circuitry.
Table 1. Applicable Power/Platform Management Device Summary
DC-DC Converter Control Theory
DC-DC power supplies are available in a wide range of voltage, amperage, power, and physical sizes. Regardless
of the specific supply, all are based on the same type of power and control circuitry. Some form of pulse width mod-
ulation (PWM) is used to drive a switcher and filter circuit. The switcher filter circuitry usually consists of a power
switch, an inductor, rectification, and filtering. The output voltage from the switcher converter circuitry is fed back
around to control the PWM circuitry. The feedback loop includes a reference, error amplifier, and feedback compen-
sation as shown in Figure 1. One of the design objectives of the control loop is to have ample phase and gain mar-
gins to provide stable operation over a wide range of conditions. Proper design of the control loop not only affects
the stability but also transient response time and the noise level (the AC component of the DC output).
Device VMONs
Digital
Inputs HVOUTs
Open Drain
Outputs
Trim DAC
Outputs Digital I/O
CPLD
Macrocells
FPGA
LUTs
ispPAC-POWR6AT6 6 — — — 6 — — —
ispPAC-POWR1220AT8 12 6 4 16 8 — 48 —
LPTM10-1247 12 4 4 12 6 31 48 640
LPTM10-12107 12 4 4 12 8 91 48 640
LPTM21 10 — 4 10
1
495
2
— 1280
L-ASC10 10 — 4 9
1
4———
1. Platform Manager 2 Open Drain Outputs can be configured as inputs.
2. Platform Manager 2 Digital I/O count does not include SDA_M, SCL_M, or JTAGENB pins.
Stable Operation of DC-DC Converters
with Power/Platform Management
Devices Closed Loop Trim